



US005493618A

United States Patent [19]**Stevens et al.**[11] **Patent Number:** **5,493,618**[45] **Date of Patent:** **Feb. 20, 1996**

[54] **METHOD AND APPARATUS FOR
ACTIVATING SWITCHES IN RESPONSE TO
DIFFERENT ACOUSTIC SIGNALS**

[75] Inventors: **Carlile R. Stevens**, Horseshoe Bay,
Tex.; **Dale E. Reamer**, Lafayette, Calif.

[73] Assignee: **Joseph Enterprises**, San Francisco,
Calif.

[21] Appl. No.: **58,727**

[22] Filed: **May 7, 1993**

[51] Int. Cl.⁶ **H04B 1/00**

[52] U.S. Cl. **381/110; 381/56**

[58] Field of Search **381/110, 56, 7;
367/197-199**

[56] **References Cited****U.S. PATENT DOCUMENTS**

| | | | |
|------------|---------|-----------------------|---------|
| D. 299,127 | 12/1988 | Boguss . | |
| 4,207,959 | 6/1980 | Youdin et al. | 381/110 |
| 4,513,189 | 4/1985 | Ueda et al. | 381/110 |
| 4,641,292 | 2/1987 | Tunnell et al. | 367/198 |
| 4,856,072 | 8/1989 | Schneider et al. | 381/110 |

5,199,080 3/1993 Kimura et al. 381/110

FOREIGN PATENT DOCUMENTS

1250654 2/1989 Canada .
3608497 9/1987 Germany 381/110

OTHER PUBLICATIONS

Product Advertisement for The Clapper™, Joseph Enterprises, Inc.


Videotape of thirty (30) second and sixty (60) second television commercials for The Clapper™, Joseph Enterprises, Inc.

Primary Examiner—Stephen Brinich

Attorney, Agent, or Firm—Townsend and Townsend and Crew

[57] **ABSTRACT**

An acoustic switch device that independently operates two or more electrical appliances. The acoustic switch operates a first electrical appliance upon receipt of a first series of acoustic signals and operates a second electrical appliance upon receipt of a second series of acoustic signals that is different from the first series of acoustic signals.

9 Claims, 5 Drawing Sheets




FIG. 1.




FIG. 2.




FIG. 3.




FIG. 3A.




FIG. 3B.

METHOD AND APPARATUS FOR ACTIVATING SWITCHES IN RESPONSE TO DIFFERENT ACOUSTIC SIGNALS

NOTICE REGARDING COPYRIGHTED MATERIAL

A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure as it appears in the Patent and Trademark Office file or records, but otherwise reserves all copyright rights whatsoever.

FIELD OF THE INVENTION

The present invention relates generally to a sound activated switch. More specifically, the present invention relates to a sound activated switch that independently operates two or more electrical appliances by activating power switches after detecting different series of audio signals.

BACKGROUND OF THE INVENTION

In today's society convenience is almost a necessity. Manufacturers gear entire product lines to satisfy society's need for convenience. One common market that manufacturers have targeted with convenience in mind has been the market for electric and electronic appliances. Many people will elect not to use an electrical appliance such as a television or light, if they must walk across a room to turn the television or light ON. Thus, manufacturers have developed devices that remotely control and operate almost all electronic appliances.

Unfortunately, most remotely controlled appliances require a person to possess a remote control unit to operate the appliance. The requirement of possession in itself can be a major inconvenience. Often a person must walk across a room to retrieve the remote control unit, and frequently it may be misplaced, which, at best, requires extra time and effort to find.

To solve the problems associated with hand-held remote control units, some manufacturers have developed sound activated switches. There are a number of sound activated switches available for sale. Typically these devices turn electrical appliances ON and OFF in response to a specific sound. Some sound activated switches operate from hand-held sound generators. These devices, however, suffer from the same problem as other remote control units—possession of the controller is required before it can be used. Other sound activated devices operate in response to sounds physically produced by a person such as two closely spaced claps. These devices are very useful in solving the problems associated with the previously described remote control units and are especially useful to handicapped persons who have difficulty moving around a room.

However, one disadvantage associated with some of the currently available devices that are activated by hand-clapping or similar sound signals is that only a single sound-activated switch can operate in any given room unless all the controlled electrical accessories in that room are to be turned ON at the same time. Even in this case, one sound-activated switch may be slightly more sensitive than another or the switches may be placed in such a position that a series of hand claps will operate only one of the switches in the room. Thus, if a person tries a second time to operate a sound

activated switch that did not activate the first time, the first switch may switch an appliance back ON when the second switch switches an appliance OFF.

Additionally, some prior art devices require manual adjustment to the acoustics of a room to function properly. If an inexperienced operator does not make the adjustments properly, appliances could be turned ON and OFF by unintended control signals, which is both frustrating and annoying.

SUMMARY OF THE INVENTION

The present invention solves the problems associated with the prior art by providing an acoustic switch that is operable without requiring a sound generating unit and that is able to independently operate two or more electronic appliances. A preferred embodiment of the present invention is an acoustic switch that is able to control two electrical appliances by recognizing and distinguishing between different preprogrammed series of acoustic signals such as hand-clapping sounds. The acoustic switch can independently operate the two electrical appliances by operating one appliance on recognition of a first series of acoustic signals and the second appliance on recognition of a second series of acoustic signals.

Another advantage of the present invention is that it provides for the manual selection of operating modes. In addition to its normal operating mode, the acoustic switch is operable in an away/intruder mode and in a learn mode. In the away/intruder mode, the acoustic switch will switch appliances ON upon the detection of any noise, while the absence of noise for a specified period of time will cause the acoustic switch to switch the appliances OFF.

In learn mode, it is possible to teach the invention, through its microcontroller, to remember a specific sequence of claps to operate one or more appliances. The acoustic switch can be programmed to operate in response to many different clap sequences. For example, two to five claps, or two claps then a pause and a third clap, or any combination of claps and pauses, can activate an appliance. Once the acoustic switch has been programmed to the desired clap sequence and placed in its normal operating mode, it will activate only to the newly learned sequence. In one embodiment of the present invention, the acoustic switch produces an audible beep to alert the user that the switch has successfully learned a new clap sequence.

In one embodiment, the present invention is configured as a small plastic housing that plugs directly into a wall outlet. Additional outlets on the box permit the attachment of two appliances, such as lamps, televisions, or fans. In the simplest mode of operation, two claps will turn one appliance ON and OFF, while three claps will turn a second appliance ON and OFF without operating the first-appliance. In other embodiments, it is possible for the invention to be designed to independently operate more than two appliances with different clap sequences.

Additionally, the invention is supplied with neon lamps that indicate when an appliance that is turned ON is connected to the acoustic switch.

The features and advantages of an acoustic switch according to the present invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a perspective view of a preferred embodiment of the acoustic switch according to the present invention;

FIG. 2 is a block diagram of the electronic circuit of the embodiment of FIG. 1; and

FIG. 3, 3A, and 3B are flowcharts of the functionality of the software program that controls one embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 1 is a perspective view of a preferred embodiment of an acoustic switch 20 according to the present invention. Acoustic switch 20 is used to independently operate two electrical appliances. As shown in FIG. 1, acoustic switch 20 plugs into a conventional electrical wall outlet 22. Electrical appliances 24 and 26 are then plugged into receptacles 28 and 30 using electric line cords 32 and plugs 34.

A microphone placed behind a microphone opening 36 receives acoustic signals from an area surrounding acoustic switch 20. Upon receipt of a specific first series of acoustic signals, acoustic switch 20 operates appliance 24 by supplying or depriving the appliance of electricity thus switching it ON or OFF. Upon receipt of a specific second series of acoustic signals, different from the first series, acoustic switch 20 operates appliance 26 by switching the appliance ON or OFF.

Indicators 38 and 40 indicate whether appliances 24 and 26 are plugged into receptacles 28 and 30, respectively. When appliances 24 and 26 are connected to receptacles 28 and 30, respectively, indicators 38 and 40, will be illuminated if the appliance is turned ON and acoustic switch 20 has switched it OFF.

Mode selector switch 42 allows a user to set the acoustic switch in one of two operating modes: normal operating mode or away/intruder mode. In a second embodiment of the present invention, mode selector 42 allows a user to set the acoustic switch in a learn mode in addition to the normal and away/intruder modes.

FIG. 2 is a block diagram of one embodiment of the electronic circuit for acoustic switch 20 depicted in FIG. 1. The electronic circuit for acoustic switch 20 comprises a sound detector 50, a filter 52, an amplifier 53, peak detectors 54 and 56, a microcontroller 58, a mode selector 60, a default acoustic signal selector 64, power switches 66 and 68, output receptacles 70 and 72, and indicator lamps 74 and 76.

Microcontroller 58 is a programmable microcontroller that comprises an analog-to-digital converter, a timer, a ROM memory, and a RAM memory.

Sound detector 50 has an output coupled to an input of filter 52 and an input of amplifier 53 which has an output coupled to an input of peak detector 54. An output of filter 52 is coupled to an input of peak detector 56. Peak detectors 54 and 56 both have outputs coupled to respective inputs of the analog-to-digital converter of microcontroller 58. Microcontroller 58 has an input coupled to mode selector 60 and an input coupled to an output of default acoustic signal selector 64. Microcontroller 58 also has outputs coupled to inputs of power switches 66 and 68. Power switches 66 and 68 have outputs coupled to output receptacles 70 and 72 and outputs coupled to indicators 74 and 76, respectively.

The operation of one embodiment of acoustic switch 20 is as follows. Acoustic signals are detected at sound detector 50, which converts the acoustic signals into electrical signals. The electrical signal output of sound detector 50 is simultaneously fed into filter 52 and amplifier 53.

Filter 52 is a bandpass filter that amplifies the output of sound detector 50 and filters electrical signals corresponding to sounds outside the frequency range of 2200 to 2800 hertz, which is the predominate frequency range of a typical hand clap. The output of filter 52 is fed into peak detector 56 which detects and holds the peak amplitudes of the signal output from filter 52. The analog output of peak detector 56 is then input to an analog input of microcontroller 58 where it is converted to a digital signal.

Amplifier 53 amplifies the unfiltered output of sound detector 50. Peak detector 54 detects and holds the peak amplitudes of the amplified, unfiltered signal output from sound detector 50, and the analog output of peak detector 56 is input to a second analog input of microcontroller 58 where it is converted to a digital signal. The output of peak detector 54 is used in detecting noise during the away/intruder mode, while the output of peak detector 56 is used to detect sounds associated with claps. In another embodiment, the two signals output from peak detectors 54 and 56 can be compared to allow microcontroller 58 to adjust its sensitivity to background noise.

Microcontroller 58 receives input signals from mode selector 60 and default acoustic signal selector 64. Mode selector 60 is a two position switch that allows a user to choose to operate acoustic switch 20 in one of two operating modes that include a normal operating mode and an away/intruder mode. In other embodiments mode selector 60 can be a potentiometer or similar device.

Default acoustic signal selector 64 is a jumper that can be positioned in two different positions. In the first position, default acoustic signal selector 64 causes acoustic switch 20 to operate power switch 66 on a two-clap sequence and power switch 68 on a three-clap sequence. In the second position, default acoustic signal selector 64 causes acoustic switch 20 to operate power switch 66 on a three-clap sequence and power switch 68 on a four-clap sequence. Another embodiment of the present invention does not allow a choice of which clap sequences operate appliances. While still other embodiments include default acoustic signal selectors that have three or more positions allowing a user to select from three or more different sets of claps sequences to operate appliances.

Microcontroller 58 controls the operation of power switches 66 and 68. Microcontroller 58 outputs signals that operate power switches 66 and 68 and enable the switches to operate electrical appliances plugged into output receptacles 70 and 72, respectively.

Indicator 74 is a neon lamp coupled across power switch 66 that lights up to indicate when an appliance connected at output receptacle 70 is turned ON but switched OFF by acoustic switch 20. Indicator 76 is a neon lamp coupled across power switch 68 that lights up to indicate when an appliance connected at output receptacle 72 is turned ON but switched OFF by acoustic switch 20. Other embodiments of the present invention can use light emitting diodes or similar devices in place of the neon lamps.

FIG. 3 is a flowchart of the functionality of the acoustic switch system according to one embodiment of the present invention. Upon startup, the system performs an initialization routine in block 100. The initialization routine includes the steps of setting up variables that are not time-dependent, determining if the AC lines being used by acoustic switch 20 are 50 or 60 Hertz, and setting up all time-dependent variables based on the line frequency. In block 103, the system determines if acoustic switch 20 is operating in

away/intruder mode or normal mode by examining mode selector 60.

When acoustic switch 20 is operating in normal mode, a first series of claps will operate power switch 66 and a second series of claps, different than the first series, will operate power switch 68. When acoustic switch 20 is in away/intruder mode, any frequency sound of sufficient intensity will activate both power switches 66 and 68.

In normal mode, block 106 checks to see if acoustic switch 20 was operating in away/intruder mode last time the system checked the mode. This would be the case if mode selector 60 was just switched to normal mode. If acoustic switch 20 was previously operating in away/intruder mode, all timing variables used in normal mode are reset to default values by block 109. At block 112, the output of sound detector 50 after it passes through filter 52 and peak detector 56 is sampled.

In block 115, the signal from block 112 is analyzed to determine if a clap occurred. In determining if a clap occurred, the system looks at the first instant the sampled input rises above a minimum threshold clap level of 1.28 volts. This threshold level is exceeded when sound detector 50 produces an output voltage of 466 microvolts in response to the presence of a clap sound at the input of sound detector 50. If, after 200 milliseconds, the sampled input is above the threshold clap level two or more times before the next clap occurs, the first clap is rejected as noise. Otherwise, it is a valid clap.

If the processor detects that a clap sound has been detected in block 115, the time the clap occurred is saved in block 118. The system then checks to see if previous claps have been detected in block 121, which means that the clap window is already open. The clap window is a 1.5 second time interval that starts with the detection of a first clap. Acoustic switch 20 counts the number of claps that occur during the 1.5 second clap window when determining if an actionable clap sequence is detected. If this is the first clap, then the clap window timer is set to 1.5 seconds and other timing variables are set in block 124. If this is not the first clap, the clap window timer and other timing variables are decremented in block 127.

If no clap is detected in block 115, the system checks to see if the clap window timer is already on in block 130. If not, the system returns to block 103. Otherwise, the clap window timer and other timing variables are decremented in block 127. Block 133 checks whether the clap window timer has expired. If it has not, the system returns to block 103. If the clap window has expired, the system proceeds to determine if an actionable clap sequence was detected.

In block 136, the system checks to see if two and only two claps were recorded during the clap window, and if the claps were correctly spaced. Acoustic switch 20 counts the number of claps that occur during the clap window and calculates how far the claps are spaced apart. For the two-clap check to be affirmative, acoustic switch 20 must detect two and only two claps during the clap window and the two claps must be spaced 584 ± 217 milliseconds apart.

If there were exactly two correctly timed claps, the system examines default acoustic signal selector 64 in block 139. If default acoustic signal selector is in position 1, power switch 66 is toggled in block 142. To toggle a power switch, the system checks whether it is already ON. If the power switch is ON, it is turned OFF; and if the power switch is OFF, it is turned ON. After power switch 66 is toggled, the system returns to block 103. If default acoustic signal selector 64 is not in position 1, it is in position 2. The clap sequence is then

rejected as an invalid clap sequence, and the system loops back to block 103.

In block 145, the system checks to see if three appropriately timed claps were recorded during the clap window. The first step in determining if the three-clap check is affirmative, is to determine if exactly three claps were recorded during the clap window. If exactly three claps were not recorded, the three-clap check of block 145 fails. If three claps were recorded, the second step is to determine if the claps were correctly spaced. The system calculates the shortest time gap between any two of the claps and then uses that gap as a reference time, X. For the three-clap check to be affirmative, all three claps must be spaced $X \pm 217$ milliseconds apart. If the three claps are not correctly timed, block 145 fails. If the timing of the three claps is correct, default acoustic signal selector 64 is examined in block 148. When default acoustic signal selector 64 is set to position 1, power switch 68 is toggled in block 151. Otherwise, default acoustic signal selector 64 is at position 2 and power switch 66 is toggled in block 154. After toggling either power switch 66 or power switch 68, the system loops back to block 103.

In block 157, the system checks to see if exactly four claps were recorded. The first step in determining if the four-clap check is affirmative, is to determine if exactly four claps were recorded during the clap window. If four claps were not recorded, the four-clap check of block 157 fails. If four claps were recorded, the second step is to determine if the claps were correctly spaced. The system calculates the shortest time gap between any two of the claps and then uses that gap as a reference time, X. For the four-clap check to be affirmative, all four claps must be spaced $X \pm 217$ milliseconds apart. If the four claps are not correctly timed, block 157 fails. If the timing of the four claps is correct, default acoustic signal selector 64 is examined in block 160. When default acoustic signal selector 64 is set to position 1, the sound sequence is rejected and the system returns to block 103. Otherwise, default acoustic signal selector 64 is at position 2 and power switch 68 is toggled in block 163. Next, the system loops back to block 103.

If only one clap or more than four claps were recorded during the clap window, the clap sequence is rejected and the system returns to block 103.

When acoustic switch 20 is operating in the away/intruder mode, block 166 checks if mode selector switch 60 was just switched. If it was, block 169 resets all the timing variables used in the away/intruder mode, turns OFF power switches 66 and 68, and prevents a noise from activating the power switches for one full second. At block 172, the unfiltered output of sound detector 50 is sampled after it passes through peak detector 54.

Block 175 determines if acoustic switch 20 detects a noise of sufficient signal strength to activate power switches 66 and 68. In determining if an actionable noise is detected by acoustic switch 20, the system looks at the unfiltered sound input using two different envelopes: a long attack envelope and a short attack envelope. The short attack envelope responds to changes in noise level very rapidly, while the long attack envelope responds to noise level changes slowly. If a sound slowly increases in intensity over a long time period, the short and long attack envelopes will respond almost identically to the sound. Thus, the difference between the two envelopes will be negligible and the impulse will be essentially zero. However, if a sound occurs that has a sharp increase in intensity over a short period of time, the short attack envelope will quickly recognize the increased sound intensity while the long attack envelope will slowly respond

to the changed intensity. Therefore, the difference between the two envelopes at a time T_1 after the initial sound is detected and at or near the sound's highest intensity level will be large resulting in a large impulse value. If the impulse value (the difference between the envelopes at a given time) is above a minimum threshold level of 400 millivolts, which occurs when sound detector **50** produces an output voltage of 400 microvolts in response to an external noise, an actionable noise is detected.

Block **178** then checks whether or not power switches **66** and **68** are already turned ON. When power switches **66** and **68** are not already ON, block **181** sets a first timer to fifteen minutes, block **184** sets a second timer to approximately three and a half minutes, and block **187** toggles power switches **66** and **68** to turn them ON. The first timer is used because acoustic switch **20** will turn power switches **66** and **68** OFF after fifteen minutes of the first noise being detected even if continuous noise is detected throughout the fifteen minute period. The second timer is used because acoustic switch **20** will turn power switches **66** and **68** OFF if after three and a half minutes from detecting a noise, no other noise is detected. After setting up the timers and switching power switches **66** and **68** ON, the system loops back to block **103**.

When power switches **66** and **68** are already ON, block **190** decrements the fifteen minute timer. Block **193** then checks whether the 15 minute timer has timed out. If it has, block **196** toggles power switches **66** and **68** to turn them OFF and keeps them OFF for one full second. The system then loops back to block **103**. If the fifteen minute timer has not expired, block **199** resets the three and a half minute timer, and the system returns to block **103**.

If no noise or a noise of an insufficient level is detected at block **175**, block **202** checks whether power switches **66** and **68** are already ON. If they are not ON, the system loops back to block **103**. If power switches **66** and **68** are already ON, the fifteen minute timer is decremented by block **205**. Block **208** examines whether the fifteen minute timer has expired. If it has, block **211** toggles power switches **66** and **68** to OFF and waits for one complete second before allowing any further noise to activate power switches **66** and **68**. The system then returns to block **103**.

If the fifteen minute timer has not expired in block **205**, block **214** decrements the three and a half minute timer. Block **217** then checks whether the three and a half minute timer has expired. If the three and a half minute timer has expired, block **220** toggles power switches **66** and **68** to OFF, and the system returns to block **103**. Otherwise, if the three and a half minute timer has not expired at block **217**, the system simply loops back to block **103**.

The present invention uses bilateral triode switches (triacs) for power switches **66** and **68**. Thus, the system stored in microcontroller **58** pulses the gate of the triac to turn it ON. The triac must then be continuously pulsed every positive and negative line crossing for it to stay ON. To turn it OFF, the system simply stops pulsing the triac's gate. When turning one of the triacs ON or keeping it ON, the system pulses the triacs gate with a low signal for 4 microseconds then returns the gate to high. Because some applications contain large inductive loads and might be up to 90 degrees out of phase with the line voltage, the system continuously pulses the triac's gates every 250 microseconds for about 4.5. milliseconds after each voltage zero crossing. This ensures that all appliances are properly activated.

Additionally, a microphone is used for sound detector **50** and a three-stage bandpass filter is used for filter **52**. Each

stage of the three-stage filter has a gain of 14 at 2500 hertz. Thus, the overall gain of filter **52** is 2744 at 2500 hertz. The three-stage filter has an extremely sharp roll-off, however, so that at 2200 or 2800 hertz, the gain of each stage of the amplifier is 0.707 for an overall gain of 0.353. In this embodiment, amplifier **53** has a gain of approximately 1000.

Table 1 illustrates an outline in pseudo code of the main subroutines that make up one embodiment of the software system described in FIG. 3. The program of Table 1 is set up as a sequence of tasks that execute in a continuous loop. The subroutines are timed so that the filtered and unfiltered outputs of sound detector **50** are sampled approximately every millisecond. It also allows for the gates of triacs **66** and **68** to be pulsed every 250 microseconds when the triacs are conducting current.

Attached to the end of the application as Appendix A is a listing of the ROM source code for one embodiment of the program outlined in pseudo code in table 1. The source code is stored in the ROM of microcontroller **58**, which is an 8-bit microcontroller chip by SGS Thompson, Model ST 6210. The source code is compiled by the ST6 Macro-assembler, version 3.01—August 1990.

TABLE 1

This program is set up so that a sequence of tasks is executed in a continuous loop. The timing of the tasks is such that both the filtered and unfiltered inputs to microcontroller **58** are continuously sampled every millisecond.

POWER UP

Execute LINE Subroutine

MAIN LOOP

Execute TOGGLE Subroutine

Execute READ Subroutine

Execute FSOUND Subroutine

Execute TOGGLE Subroutine

Execute READ Subroutine

Execute ASOUND Subroutine

RETURN TO MAIN LOOP

LINE SUBROUTINE

Measure time elapsed between zero crossings of line voltage for two seconds to determine if line is 60 or 50 hertz.

Load all registers related to line timing with appropriate values based on line frequency.

RETURN

TOGGLE SUBROUTINE

If the toggle counter is loaded and either triac flag is set, pulse appropriate triac gate signal low for 4 microseconds then return signal high.

Decrement the toggle counter so that pulses extend to 4.5 milliseconds beyond each line voltage zero crossing.

RETURN

READ SUBROUTINE

If positive line voltage half cycle

Execute TOGGLE Subroutine

Execute TIME Subroutine

Execute TOGGLE Subroutine

RETURN

If negative line voltage half cycle

Execute TOGGLE Subroutine

Execute MODE Subroutine

Execute COMPARE Subroutine

Execute TOGGLE Subroutine

RETURN

MODE SUBROUTINE

Determines if Mode Selector 60 is set to away/intruder mode or normal mode.

If normal mode, **RETURN**

If away/intruder mode, look at the activate flag from the COMPARE subroutine to turn the triacs ON or keep the triacs ON -- when turning the triacs ON, set the 3.5-minute and 15-minute timers.

If the triac flags are set and the activate flag was

TABLE 1-continued

not set during the last 3.5-minutes, turn the triacs OFF.

If the triac flags are set and the activate flag is set, reset the 3.5-minute timer.

If the 15 minute timer expires, turn the triacs OFF for 1 full second before allowing them to be reactivated.

RETURN

FSOUND SUBROUTINE

Reads voltage value from filtered peak detector output and compares to a threshold value.

If voltage > threshold, starts timer for clap window or stores the time of occurrence from a previous clap if timer is already started.

After a 200 msec period from detecting a "clap", compare sampled voltage to a calculated value (2 volts below maximum amplitude).

If more than 2 values > calculated value occur before the next clap, the "clap" is rejected as a clap and thought to be only noise.

When the 1.2 second timer for the clap window expires, the total number of claps during the 1.2 second period are counted.

If 2 claps, separation time = 584 msec.

If 3 claps, separation time = the shortest time difference between any two of the three claps.

If 4 claps, separation time = the shortest time difference between any two of the four claps.

{CLAP calculations are continued in the second half the ASOUND subroutine}

RETURN

TIME SUBROUTINE

Decrements all timing registers.

RETURN

ASOUND SUBROUTINE

Reads voltage level from unfiltered peak detector output.

Calculates short attack, short decay envelope.

Calculates long attack, long decay envelope.

Difference between the envelopes is the impulse which is used in the COMPARE subroutine.

{CLAP calculations are then continued from FSOUND}

If 2 claps separated by separation time ± 160 msec and default signal selector indicates operate on 2 and 3 claps, invert the flag for triac 1.

If 3 claps separated by separation time ± 160 msec and default signal selector indicates operate on 2 and 3 claps, invert the flag for triac 2; otherwise, invert the flag for triac 1.

If 4 claps separated by SEPARATION TIME ± 160 msec and default signal selector indicates operate on 3 and 4 claps, invert the flag for triac 2.

Else, reject clap sequence.

RETURN

COMPARE SUBROUTINE

Looks at the value of the impulse variable from ASOUND and counts the number of occurrences of the impulse > a threshold value. If there are 4 or more occurrences of impulse > the threshold, the activate flag is set to activate the triacs.

RETURN

The program listed in table 1, comprises eight main subroutines: Line, Toggle, Read, Time, Compare, Mode, Fsound, and Asound. Upon start-up, the program executes the Line subroutine to determine if the AC line frequency is 50 or 60 hertz. After calculating the line frequency, the Line subroutine completes its execution by loading all the registers that hold variables relating to line timing with values based on the line frequency.

Next, the program enters a loop that continuously executes the following subroutines in the respective order: Toggle, Read, Fsound, Toggle, Read, and Asound. The timing of the program is such that the Toggle subroutine is executed approximately every 250 microseconds to ensure that triacs 66 and 68 continuously conduct current if appropriate.

The Toggle subroutine is run to turn triacs 66 and 68 ON and to ensure that they continue to operate until they are turned OFF. When a triac is turned ON, its flag is set in either the Asound or Fsound subroutines. The flag for the 0N triac stays set throughout the execution of the program until the triac is to be turned OFF, at which time the triac flag is reset. To turn a triac ON and to keep it ON, the Toggle subroutine continuously pulses the triac's gate low for 4 microseconds every 250 microseconds. The pulses start every time the sinusoidal AC voltage changes polarity, and they continue for a 4.5 millisecond period afterwards. As explained above, this procedure is necessary to ensure that the triacs stay ON when they are operating a large inductive load. The Toggle subroutine uses counters to keep track of all of the necessary time sequences.

After the Toggle subroutine has completed, the Read subroutine is executed. The Read subroutine reads and converts the voltage level from two resistors that are not shown but are coupled to an input of microcontroller 58. The value of the resistors is used to set the time of the time-out function in away/intruder mode. Presently the resistors are sized so that they provide a voltage drop at an input of microcontroller 58. The voltage drop is measured by microcontroller 58 and converted into digital data which sets one of the away/intruder mode timers to 3.5 minutes. By changing the value of the resistors, the value of the 3.5 minute timer can be changed.

The Read subroutine also checks whether the line voltage is a positive half cycle or a negative half cycle. When the line voltage is positive, the following subroutines are executed in order: Toggle, Time, and Toggle again. When the line voltage is negative, the Toggle subroutine is executed followed by Mode, Compare, and then Toggle again.

The Time subroutine is used to decrement all time-based variables, while the Compare subroutine is used to determine if acoustic switch 20 should activate triacs 66 and 68 when operating in the away/intruder mode. The Compare subroutine compares the impulse variable to a threshold value of 0.4 volts. When the impulse variable is greater than the threshold value four or more times in a one second interval, an actionable noise has been detected and the triac flags are set so that the triacs will be activated.

The Mode subroutine determines if acoustic switch 20 is operating in normal mode or away/intruder mode. In normal mode, the program exits from the subroutine without performing further steps. In away/intruder mode, the program examines the activate flag from the Compare subroutine to determine if the triacs should be turned ON. If the triacs are already ON and the Compare subroutine did not set the activate flag during the last three and a half minutes, the triacs are turned OFF. If the Compare subroutine sets the activate flag while the triacs are ON, the three and a half minute timer is reset. Finally, if the fifteen minute timer expires, the Mode subroutine turns the triacs OFF and keeps them OFF for one full second before allowing them to be operated by another noise.

The Fsound subroutine is executed after the completion of the Read subroutine. At this point, the program reads the

voltage level from the output of peak detector 56 and compares it to a stored threshold value of 1.28 volts, which is the voltage that would be produced when sound detector 50 produces a 466 microvolt output voltage in response to a clap. If the sampled voltage is greater than the threshold voltage, timing counters used to time clap sequences are loaded if this is the first detected clap; otherwise, the time of occurrence from the first detected clap is stored.

One timing counter is used to time the 1.5 clap window. Another timing counter is used to ensure that after a sound above the threshold level is detected, the program will wait 200 milliseconds before further evaluating the sampled voltage level from peak detector 56. After the 200 millisecond period expires, the sampled voltage level is compared to a calculated voltage value that is 2 volts less than the maximum amplitude. If the sampled voltage is greater than the calculated value at any two points in time after the 200 millisecond period and before the occurrence of the next clap, the first sound is presumed to be noise and is not counted as a clap.

When the timing register tracking the 1.5 second clap window expires, the clap separation time is calculated in the Fsound subroutine. The separation time is used to determine if a sequence of claps are properly separated so that acoustic switch 20 operates power switch 66 or 68. If two claps were counted during the clap window, the separation time is 584 milliseconds. If three or four claps were counted, the shortest time difference between any two of the claps is the clap separation time.

At this point, because of timing considerations, the program returns to the main loop even though there are more calculations to be made in determining if an actionable sequence of claps was detected. The remaining code for clap detection is executed at the end of the Asound routine.

The main timing consideration that prevents the Fsound routine from completely evaluating whether or not an actionable clap sequence is detected is that the Toggle subroutine needs to be executed at this point to ensure any ON triacs continue to operate. After the Toggle subroutine is complete, the Read subroutine is executed again. Finally, the Asound subroutine is executed.

The Asound subroutine reads the voltage level from the output of peak detector 54 and calculates the short attack and long attack envelopes previously discussed. The difference between the two envelopes is referred to as the impulse and is used in the Compare subroutine. After calculating the impulse, the Asound subroutine completes calculations that determine if an actionable series of claps is detected when the clap window expires. The rules to invert a triac flag and thus operate a triac are as follows. If two claps are detected that are separated by 584 ± 217 milliseconds and default acoustic signal selector 64 is in position 1, the flag for triac 66 is inverted. If three claps are detected that are separated by the calculated separation time ± 217 milliseconds, then

the flag for triac 66 is inverted if default acoustic signal selector 64 is in position 1. If it is in position 2, the flag for triac 68 is inverted. Finally, if four claps are detected that are separated by the calculated separation time ± 217 milliseconds, then the flag for triac 68 is inverted if default acoustic signal selector 64 is in position 2. Otherwise, the clap sequence is incorrect and no action occurs. After determining if a triac flag should be inverted, the program returns to the first line of the main loop to execute the Toggle routine and the this loop continues indefinitely.

Other embodiments of the present invention include an embodiment in which mode selector switch 42 is a three position switch that allows a user to set the acoustic switch in a learn mode in addition to normal and away/intruder modes. Using learn mode, a person could program the acoustic switch to operate on different, user-chosen sequences. For example, four evenly spaced claps could operate a first appliance while two claps, a pause, and a third clap could operate a second appliance.

The default acoustic signal selector used within this embodiment would still allow a user to choose between a default selection of two claps and three claps for operating the first and second appliances, respectively, or a default selection of three claps and four claps for operating the same two appliances. But the default clap sequences are the selected series of acoustic signals that operate the acoustic switch only in the event that the acoustic switch's learn mode is not utilized.

A beeper could be employed to give an audible indication when the acoustic switch is in learn mode and has successfully learned a new clap sequence that will operate either the first or second appliance. The beeper could also be used in away/intruder mode to signal when acoustic switch 20 is about to turn an appliance OFF. Thus, if a person is in the vicinity, he/she could make any noise that would ensure that acoustic switch 20 continues to supply power to the appliance.

A timer could also be employed in normal operating mode to switch an appliance OFF if after a set period of time no noise is detected by acoustic switch 20. This would allow acoustic switch 20 to turn OFF an appliance such as a light when the user of the light walks out of the room and no longer uses the light. And as described above, a beeper could be used to signal when acoustic switch 20 is about to turn the appliance OFF. Additionally, acoustic switch 20 could rapidly turn the appliance ON and OFF to indicate that it is about to turn the appliance OFF.

Having fully described one embodiment of the present invention and several alternatives to that embodiment, many other equivalent or alternative methods of independently operating two or more appliances by an acoustic switch will be apparent to those skilled in the art. These equivalents and alternatives are intended to be included within the scope of the present invention.

APPENDIX A**Assembler Listing for ROM Source Code of One
Embodiment of Program Stored in Microcontroller 58**

ST6 MACRO-ASSEMBLER version 3.01 - August 1990

Copyright 1993 Joseph Enterprises

--- SOURCE FILE : smclp3.asm ---

| | | | |
|----|-----------|------|-----------|
| 1 | 1 | | |
| 2 | 2 x | .def | 080h |
| 3 | 3 y | .def | 081h |
| 4 | 4 v | .def | 082h |
| 5 | 5 w | .def | 083h |
| 6 | 6 a | .def | 0ffh,m |
| 7 | 7 adat | .def | 0d0h |
| 8 | 8 acr | .def | 0d1h |
| 9 | 9 ddra | .def | 0c4h |
| 10 | 10 dra | .def | 0c0h |
| 11 | 11 ora | .def | 0cch |
| 12 | 12 ddrb | .def | 0c5h |
| 13 | 13 drb | .def | 0c1h |
| 14 | 14 orb | .def | 0cdh |
| 15 | 15 wdt | .def | 0d8h |
| 16 | 16 tscr | .def | 0d4h |
| 17 | 17 tcr | .def | 0d3h |
| 18 | 18 ior | .def | 0c8h |
| 19 | 19 flag | .def | 084h |
| 20 | 20 fenv | .def | 085h |
| 21 | 21 tempx | .def | 086h |
| 22 | 22 asnd | .def | 087h |
| 23 | 23 aenv | .def | 088h |
| 24 | 24 fpk | .def | 089h |
| 25 | 25 apul | .def | 08ah |
| 26 | 26 apk | .def | 08bh |
| 27 | 27 acntr | .def | 08ch |
| 28 | 28 flpk | .def | 08dh |
| 29 | 29 flenv | .def | 08eh |
| 30 | 30 fpulh | .def | 08fh |
| 31 | 31 alenv | .def | 090h |
| 32 | 32 tcntr | .def | 091h |
| 33 | 33 apulh | .def | 092h |
| 34 | 34 fsnd | .def | 093h |
| 35 | 35 alpk | .def | 094h |
| 36 | 36 dup | .def | 095h |
| 37 | 37 mod | .def | 096h |
| 38 | 38 fcntr | .def | 097h |
| 39 | 39 acntr | .def | 098h |
| 40 | 40 toggle | .def | 099h |
| 41 | 41 tmin | .def | 09ah |
| 42 | 42 cyc | .def | 09bh ;cyc |
| 43 | 43 sec | .def | 09ch |
| 44 | 44 bcntrh | .def | 09dh |
| 45 | 45 bcntrl | .def | 09eh |
| 46 | 46 cltmer | .def | 09fh |
| 47 | 47 sflag | .def | 0a0h |
| 48 | 48 diff | .def | 0a1h |
| 49 | 49 dpk | .def | 0a2h |
| 50 | 50 word | .def | 0a3h |
| 51 | 51 fimp | .def | 0a4h |
| 52 | 52 aimp | .def | 0a5h |
| 53 | 53 tempa | .def | 0a6h,m |
| 54 | 54 tim | .def | 0a7h |

| | | | | | | | | |
|----------------------|-----|------|--------|-----|---------|-------|--------|---------------|
| 55 | | | | 55 | secb | .def | 0a8h | |
| 56 | | | | 56 | tcntrb | .def | 0a9h | |
| 57 | | | | 57 | cltmerb | .def | 0aah | |
| 58 | | | | 58 | toggleb | .def | 0abh | |
| 59 | | | | 59 | bcntrlb | .def | 0ach | |
| 60 | | | | 60 | cntrlb | .def | 0adh,m | |
| 61 | | | | 61 | cltb | .def | 0aeh | |
| 62 | | | | 62 | cltab | .def | 0afh | |
| 63 | | | | 63 | tolb | .def | 0b0h | |
| 64 | | | | 64 | cltmerc | .def | 0b1h | |
| 65 | | | | 65 | imptim | .def | 0b2h | |
| 66 | | | | 66 | impctr | .def | 0b3h | |
| 67 | | | | 67 | nflg | .def | 0b8h | |
| 68 | | | | 68 | fdiff | .def | 0b9h | |
| 69 | | | | 69 | ncntr | .def | 0bah | |
| 70 | | | | 70 | delt | .def | 0bbh | |
| 71 | | | | 71 | floor | .def | 0bch | |
| 72 | | | | 72 | max | .def | 0bdh | |
| 73 | | | | 73 | dead | .def | 0beh | |
| 74 | | | | 74 | | .org | 0880h | |
| 75 | P00 | 0880 | ODC4FF | P00 | 0880 | start | ldi | ddra,255 |
| 76 | P00 | 0883 | ODCCFF | P00 | 0883 | | ldi | ora,255 |
| 77 | P00 | 0886 | ODCOFF | P00 | 0886 | | ldi | dra,255 |
| 78 | P00 | 0889 | ODC500 | P00 | 0889 | | ldi | ddrb,0 |
| 79 | P00 | 088C | ODC18F | P00 | 088C | | ldi | drb,143 |
| 80 | P00 | 088F | ODCD00 | P00 | 088F | | ldi | orb,0 |
| 81 | P00 | 0892 | ODD110 | P00 | 0892 | | ldi | acr,16 |
| 82 | P00 | 0895 | ODD400 | P00 | 0895 | | clr | tscr |
| 83 | P00 | 0898 | ODC800 | P00 | 0898 | | ldi | ior,0 |
| 84 | P00 | 089B | 4D | P00 | 089B | | reti | |
| 85 | P00 | 089C | ODD8FE | P00 | 089C | | ldi | wdt,254 |
| 86 | P00 | 089F | 8B84 | P00 | 089F | | res | 1,flag |
| 87 | P00 | 08A1 | 4B84 | P00 | 08A1 | | res | 2,flag |
| 88 | P00 | 08A3 | CB84 | P00 | 08A3 | | res | 3,flag |
| 89 | P00 | 08A5 | 2B84 | P00 | 08A5 | | res | 4,flag |
| 90 | P00 | 08A7 | AB84 | P00 | 08A7 | | res | 5,flag |
| 91 | P00 | 08A9 | 6B84 | P00 | 08A9 | | res | 6,flag |
| 92 | P00 | 08AB | EB84 | P00 | 08AB | | res | 7,flag |
| 93 | P00 | 08AD | OD8500 | P00 | 08AD | | clr | fenv |
| 94 | P00 | 08B0 | OD8800 | P00 | 08B0 | | clr | aenv |
| 95 | P00 | 08B3 | OD9000 | P00 | 08B3 | | clr | alenv |
| 96 | P00 | 08B6 | OD8E00 | P00 | 08B6 | | clr | flenv |
| 97 | P00 | 08B9 | OD9300 | P00 | 08B9 | | clr | fsnd |
| 98 | P00 | 08BC | OD8700 | P00 | 08BC | | clr | asnd |
| 99 | P00 | 08BF | 0BA0 | P00 | 08BF | | res | 0,sflag |
| 100 | P00 | 08C1 | 8BA0 | P00 | 08C1 | | res | 1,sflag |
| 101 | P00 | 08C3 | 4BA0 | P00 | 08C3 | | res | 2,sflag |
| 102 | P00 | 08C5 | 2BA0 | P00 | 08C5 | | res | 4,sflag |
| 103 | P00 | 08C7 | EB80 | P00 | 08C7 | | res | 7,sflag |
| 104 | P00 | 08C9 | 0BB8 | P00 | 08C9 | | res | 0,nflg |
| 105 | P00 | 08CB | 4BB8 | P00 | 08CB | | res | 2,nflg |
| 106 | P00 | 08CD | 8BB8 | P00 | 08CD | | res | 1,nflg |
| 107 | P00 | 08CF | ABB8 | P00 | 08CF | | res | 5,nflg |
| 108 | P00 | 08D1 | ODBD00 | P00 | 08D1 | | clr | max |
| 109 | P00 | 08D4 | ODBE3C | P00 | 08D4 | | ldi | dead,60 |
| 110 | P00 | 08D7 | ODBA00 | P00 | 08D7 | | clr | ncntr |
| 111 | P00 | 08DA | ODA300 | P00 | 08DA | | clr | word |
| 112 | P00 | 08DD | OD9A00 | P00 | 08DD | | clr | tmin |
| 113 | P00 | 08E0 | OD96FF | P00 | 08E0 | | ldi | mod,255 |
| 114 | P00 | 08E3 | OD9F00 | P00 | 08E3 | | clr | cltmer |
| 115 | P00 | 08E6 | OD9100 | P00 | 08E6 | | clr | tcntr |
| 116 | P00 | 08E9 | F1C6 | P00 | 08E9 | | call | line ;50/60Hz |
| detection subroutine | | | | | | | | |
| 117 | | | | 117 | | | | |
| 118 | | | | 118 | | | | |
| 119 | P00 | 08EB | 8196 | P00 | 08EB | loop | call | tog |
| 120 | P00 | 08ED | 8191 | P00 | 08ED | | call | read |
| 121 | P00 | 08EF | ODCD08 | P00 | 08EF | | ldi | orb,8 |

```

122 P00 08F2 BBD1 P00 08F2
123 P00 08F4 F1AA P00 08F4
124 P00 08F6 1FD1 P00 08F6
125 P00 08F8 63FFFB P00 08F8
126 P00 08FB 1FD0 P00 08FB
127 P00 08FD 9F93 P00 08FD
128 P00 08FF 8196 P00 08FF
129 P00 0901 5191 P00 0901
130 P00 0903 ODCD04 P00 0903
131 P00 0906 BBD1 P00 0906
132 P00 0908 A1B8 P00 0908
133 P00 090A 1FD1 P00 090A
134 P00 090C 63FFFB P00 090C
135 P00 090F 1FD0 P00 090F
136 P00 0911 9F87 P00 0911
137 P00 0913 B98E P00 0913
138
139
140
141
142
143
144
145 P00 0915 ODD8FE P00 0915
146 P00 0918 E3C12D P00 0918
147 P00 091B 038427 P00 091B
148 P00 091E 0B84 P00 091E
149 P00 0920 1FAB P00 0920
;from LINE instead of absolute
150 P00 0922 9F99 P00 0922
151 P00 0924 8196 P00 0924
152 P00 0926 ODCD02 P00 0926
153 P00 0929 BBD1 P00 0929
154 P00 092B C19B P00 092B
155 P00 092D 03A002 P00 092D
156 P00 0930 FF9F P00 0930
157 P00 0932 838402 P00 0932
158 P00 0935 FF91 P00 0935
159 P00 0937 1FD1 P00 0937
160 P00 0939 63FFFB P00 0939
161 P00 093C 1FD0 P00 093C
162 P00 093E 3704 P00 093E
163 P00 0940 12 P00 0940
164 P00 0941 1704 P00 0941
165 P00 0943 9FA7 P00 0943
166 P00 0945 8196 P00 0945
167 P00 0947 CD P00 0947
168 P00 0948 13841A P00 0948
169 P00 094B 1B84 P00 094B
170 P00 094D 1FAB P00 094D
;from LINE
171 P00 094F 9F99 P00 094F
172 P00 0951 8196 P00 0951
173 P00 0953 ODCD01 P00 0953
174 P00 0956 BBD1 P00 0956
175 P00 0958 819D P00 0958
176 P00 095A 1198 P00 095A
177 P00 095C 1FD1 P00 095C
178 P00 095E 63FFFB P00 095E
179 P00 0961 1FD0 P00 0961
180 P00 0963 9F96 P00 0963
181 P00 0965 8196 P00 0965
182 P00 0967 CD P00 0967
183
184
185
186
187
188

```

```

122 set 5,acr
123 call fsound
124 ld a,acr
125 jrr 6,a,ld
126 ld a,adat
127 ld fsnd,a
128 call tog
129 call read
130 ldi orb,4
131 set 5,acr
132 call asound
133 lp ld a,acr
134 jrr 6,a,lp
135 ld a,adat
136 ld asnd,a
137 jp loop
138
139
140
141
142
143
144
145 read ldi wdt,254
146 jrr 7,drb,rn
147 jrr 0,flag,rpd
148 res 0,flag
149 ld a,toggleb
150 ld toggle,a
151 call tog
152 ldi orb,2
153 set 5,acr
154 call time
155 jrr 0,sflag,rpb
156 dec cltmer
157 rpb jrr 1,flag,rpc
158 dec tcntr
159 rpc ld a,acr
160 jrr 6,a,rpc
161 ld a,adat
162 cpi a,4
163 jrnc rpca
164 ldi a,4
165 rpca ld tim,a
166 rpd call tog
167 ret
168 rn jrs 0,flag,rnp
169 set 0,flag
170 ld a,toggleb
171 ld toggle,a
172 call tog
173 ldi orb,1
174 set 5,acr
175 call mode
176 call comp
177 rnd ld a,acr
178 jrr 6,a,rnd
179 ld a,adat
180 ld mod,a
181 rnp call tog
182 ret
183
184
185
186
187
188

```

```

189
190
191
192
193
194
195
196 P00 0968 1F99 P00 0968
197 P00 096A 08 P00 096A
198 P00 096B CD P00 096B
199 P00 096C 438406 P00 096C
200 P00 096F 0DC0F3 P00 096F
201 P00 0972 0DC0FF P00 0972
202 P00 0975 C38406 P00 0975
203 P00 0978 0DC0FC P00 0978
204 P00 097B 0DC0FF P00 097B
205 P00 097E FF99 P00 097E
206 P00 0980 CD P00 0980
207
208
209
210
211
212
213
214
215
216
217
218
219
220 P00 0981 1FBE P00 0981
221 P00 0983 14 P00 0983
222 P00 0984 A99A P00 0984
223 P00 0986 1FA5 P00 0986
224 P00 0988 3714 P00 0988
225 P00 098A 42 P00 098A
226 P00 098B 1FB2 P00 098B
227 P00 098D 10 P00 098D
228 P00 098E 599A P00 098E
229 P00 0990 FFB2 P00 0990
230 P00 0992 CD P00 0992
231 P00 0993 1FB3 P00 0993
232 P00 0995 38 P00 0995
233 P00 0996 0DB301 P00 0996
234 P00 0999 0DB23C P00 0999
235 P00 099C CD P00 099C
236 P00 099D 1FB2 P00 099D
237 P00 099F 2C P00 099F
238 P00 09A0 FFB2 P00 09A0
239 P00 09A2 7FB3 P00 09A2
240 P00 09A4 CD P00 09A4
241 P00 09A5 1FB3 P00 09A5
242 P00 09A7 3704 P00 09A7
243 P00 09A9 4A P00 09A9
244 P00 09AA EB84 P00 09AA
245 P00 09AC 0DB300 P00 09AC
246 P00 09AF 0DB200 P00 09AF
247 P00 09B2 CD P00 09B2
248 P00 09B3 FB84 P00 09B3
249 P00 09B5 0DB300 P00 09B5
250 P00 09B8 0DB200 P00 09B8
251 P00 09BB CD P00 09BB
252
253
254
255
256
257

```

```

189
190
191
192
193
194
195
196 tog ld a,toggle
197 jrnz toga
198 ret
199 toga jrr 2,flag,togd
200 ldi dra,243
201 ldi dra,255
202 togd jrr 3,flag,togn
203 ldi dra,252
204 ldi dra,255
205 togn dec toggle
206 ret
207
208
209
210
211
212
213
214
215
216
217
218
219
220 comp ld a,dead
221 jrz compa
222 jp compna
223 compa ld a,aimp
224 cpi a,20
225 jrnz compd
226 ld a,imptim
227 jrnz compb
228 jp compn
229 compb dec imptim
230 ret
231 compd ld a,impentr
232 jrnz compf
233 ldi impentr,1
234 ldi imptim,60
235 ret
236 compf ld a,imptim
237 jrz compn
238 dec imptim
239 inc impentr
240 ret
241 compn ld a,impentr
242 cpi a,4
243 jrnz comppp
244 compna res 7,flag
245 clr impentr
246 clr imptim
247 ret
248 comppp set 7,flag
249 clr impentr
250 clr imptim
251 ret
252
253
254
255
256
257

```


| | | | | | |
|-----------|-----------------|----------|-----|-------|-----------------|
| 258 | | | 258 | | |
| 259 | | | 259 | | |
| 260 | | | 260 | | |
| 261 | | | 261 | | |
| 262 | | | 262 | | |
| 263 | | | 263 | | |
| 264 | | | 264 | | |
| 265 | | | 265 | | |
| 266 | | | 266 | | |
| 267 | | | 267 | | |
| 268 | | | 268 | | |
| 269 | P00 09BC 1FBE | P00 09BC | 269 | time | ld a,dead |
| ;transfer | | | | | |
| 270 | P00 09BE 14 | P00 09BE | 270 | | jrz tia |
| 271 | P00 09BF FFBE | P00 09BF | 271 | | dec dead |
| 272 | P00 09C1 FF9B | P00 09C1 | 272 | tia | dec cyc |
| 273 | P00 09C3 0C | P00 09C3 | 273 | | jrz tid |
| 274 | P00 09C4 CD | P00 09C4 | 274 | | ret |
| 275 | P00 09C5 1FBD | P00 09C5 | 275 | tid | ld a,max |
| 276 | P00 09C7 14 | P00 09C7 | 276 | | jrz tin |
| 277 | P00 09C8 FFBD | P00 09C8 | 277 | | dec max |
| 278 | P00 09CA FF9C | P00 09CA | 278 | tin | dec sec |
| 279 | P00 09CC 0C | P00 09CC | 279 | | jrz tip |
| 280 | P00 09CD CD | P00 09CD | 280 | | ret |
| 281 | P00 09CE 1FA8 | P00 09CE | 281 | tip | ld a,secb ;from |
| LINE | | | | | |
| 282 | P00 09D0 9F9C | P00 09D0 | 282 | | ld sec,a |
| 283 | P00 09D2 1F9A | P00 09D2 | 283 | | ld a,tmin |
| 284 | P00 09D4 14 | P00 09D4 | 284 | | jrz tiz |
| 285 | P00 09D5 FF9A | P00 09D5 | 285 | | dec tmin |
| 286 | P00 09D7 CD | P00 09D7 | 286 | tiz | ret |
| 287 | | | 287 | | |
| 288 | | | 288 | | |
| 289 | | | 289 | | |
| 290 | | | 290 | | |
| 291 | | | 291 | | |
| 292 | | | 292 | | |
| 293 | | | 293 | | |
| 294 | | | 294 | | |
| 295 | | | 295 | | |
| 296 | | | 296 | | |
| 297 | | | 297 | | |
| 298 | | | 298 | | |
| 299 | | | 299 | | |
| 300 | | | 300 | | |
| 301 | | | 301 | | |
| 302 | | | 302 | | |
| 303 | | | 303 | | |
| 304 | | | 304 | | |
| 305 | | | 305 | | |
| 306 | P00 09D8 1F96 | P00 09D8 | 306 | mode | ld a,mod |
| 307 | P00 09DA 338405 | P00 09DA | 307 | | hrs 4,flag,moda |
| 308 | P00 09DD 3770 | P00 09DD | 308 | | cpi a,112 |
| 309 | P00 09DF 3A | P00 09DF | 309 | | jrnc mnorm |
| 310 | P00 09E0 69A6 | P00 09E0 | 310 | | jp maway |
| 311 | P00 09E2 3790 | P00 09E2 | 311 | moda | cpi a,144 |
| 312 | P00 09E4 12 | P00 09E4 | 312 | | jrnc mnorm |
| 313 | P00 09E5 69A6 | P00 09E5 | 313 | | jp maway |
| 314 | P00 09E7 2B84 | P00 09E7 | 314 | mnorm | res 4,flag |
| 315 | P00 09E9 EBA0 | P00 09E9 | 315 | | res 7,sflag |
| 316 | P00 09EB A3C10C | P00 09EB | 316 | | jrr 5,drb,mnx |
| ;option | | | | | |
| 317 | P00 09EE ABB8 | P00 09EE | 317 | | res 5,nflg |
| 318 | P00 09F0 0DBD00 | P00 09F0 | 318 | | clr max |
| 319 | P00 09F3 0DBE3C | P00 09F3 | 319 | | ldi dead,60 |
| 320 | P00 09F6 0D9A00 | P00 09F6 | 320 | | clr tmin |
| 321 | P00 09F9 CD | P00 09F9 | 321 | | ret |
| 322 | P00 09FA 738404 | P00 09FA | 322 | mnx | hrs 6,flag,mna |
| 323 | P00 09FD 1F84 | P00 09FD | 323 | | ld a,flag |

```

324 P00 09FF 9F95 P00 09FF
325 P00 0A01 539504 P00 0A01
326 P00 0A04 D39501 P00 0A04
327 P00 0A07 CD P00 0A07
328 P00 0A08 E38419 P00 0A08
329 P00 0A0B 1FA8 P00 0A0B
330 P00 0A0D 9F9C P00 0A0D
331 P00 0A0F 1FA7 P00 0A0F
332 P00 0A11 9F9A P00 0A11
333 P00 0A13 439502 P00 0A13
334 P00 0A16 5B84 P00 0A16
335 P00 0A18 OD9D02 P00 0A18
336 P00 0A1B 1FAC P00 0A1B
;from LINE
337 P00 0A1D 9F9E P00 0A1D
338 P00 0A1F AB84 P00 0A1F
339 P00 0A21 6B84 P00 0A21
340 P00 0A23 CD P00 0A23
341 P00 0A24 B38431 P00 0A24
342 P00 0A27 1F9A P00 0A27
343 P00 0A29 3701 P00 0A29
344 P00 0A2B 28 P00 0A2B
345 P00 0A2C 1F9C P00 0A2C
346 P00 0A2E 3701 P00 0A2E
347 P00 0A30 0C P00 0A30
348 P00 0A31 CD P00 0A31
349 P00 0A32 7B84 P00 0A32
350 P00 0A34 1F9E P00 0A34
351 P00 0A36 30 P00 0A36
352 P00 0A37 1FAC P00 0A37
;from LINE
353 P00 0A39 9F9E P00 0A39
354 P00 0A3B FF9D P00 0A3B
355 P00 0A3D 1F9E P00 0A3D
356 P00 0A3F 3FAD P00 0A3F
LINE
357 P00 0A41 3E P00 0A41
358 P00 0A42 439509 P00 0A42
359 P00 0A45 5B84 P00 0A45
360 P00 0A47 E9A4 P00 0A47
361 P00 0A49 439502 P00 0A49
362 P00 0A4C 4B84 P00 0A4C
363 P00 0A4E FF9E P00 0A4E
364 P00 0A50 1F9D P00 0A50
365 P00 0A52 20 P00 0A52
366 P00 0A53 BB84 P00 0A53
367 P00 0A55 6B84 P00 0A55
368 P00 0A57 CD P00 0A57
369 P00 0A58 1F9A P00 0A58
370 P00 0A5A 50 P00 0A5A
371 P00 0A5B 4B84 P00 0A5B
372 P00 0A5D CB84 P00 0A5D
373 P00 0A5F AB84 P00 0A5F
374 P00 0A61 6B84 P00 0A61
375 P00 0A63 EBA0 P00 0A63
376 P00 0A65 CD P00 0A65
377
378
379
380 P00 0A66 3B84 P00 0A66
381 P00 0A68 FBA0 P00 0A68
382 P00 0A6A 1FBE P00 0A6A
383 P00 0A6C 3C P00 0A6C
384 P00 0A6D 4B84 P00 0A6D
385 P00 0A6F CB84 P00 0A6F
386 P00 0A71 EB84 P00 0A71
387 P00 0A73 CD P00 0A73
388 P00 0A74 E38418 P00 0A74
389 P00 0A77 5B84 P00 0A77

```

```

324 ld dup,a
325 jrs 2,dup,mnd
326 jrs 3,dup,mnd
327 ret
328 mnd jrr 7,flag,mnf
329 ld a,secb
330 ld sec,a
331 ld a,tim
332 ld tmin,a
333 jrr 2,dup,mndc
334 set 2,flag
335 mndc ldi bcntrh,2
336 ld a,bcntrlb
337 ld bcntrl,a
338 res 5,flag
339 res 6,flag
340 ret
341 mnf jrs 5,flag,mnt
342 ld a,tmin
343 cpi a,1
344 jrnz mnfa
345 ld a,sec
346 cpi a,1
347 jrz mng
348 mnfa ret
349 mng set 6,flag
350 ld a,bcntrl
351 jrnz mnn
352 ld a,bcntrlb
353 ld bcntrl,a
354 dec bcntrh
355 mnn ld a,bcntrl
356 cp a,cntrlb ;from
357 jrc mnp
358 jrr 2,dup,mnr
359 set 2,flag
360 mnnb jp mnr
361 mnp jrr 2,dup,mnr
362 res 2,flag
363 mnr dec bcntrl
364 ld a,bcntrh
365 jrnz mns
366 set 5,flag
367 res 6,flag
368 mns ret
369 mnt ld a,tmin
370 jrnz mnu
371 res 2,flag
372 res 3,flag
373 res 5,flag
374 res 6,flag
375 res 7,sflag
376 mnu ret
377
378
379
380 maway set 4,flag
381 set 7,sflag
382 ld a,dead
383 jrz mab
384 res 2,flag
385 res 3,flag
386 res 7,flag
387 ret
388 mab jrr 7,flag,mad
389 set 2,flag

```

```

390 P00 0A79 DB84 P00 0A79
391 P00 0A7B 1FA8 P00 0A7B
392 P00 0A7D 9F9C P00 0A7D
393 P00 0A7F 1FA7 P00 0A7F
394 P00 0A81 9F9A P00 0A81
395 P00 0A83 B3B819 P00 0A83
396 P00 0A86 BBB8 P00 0A86
397 P00 0A88 0DBDD2 P00 0A88
398 P00 0A8B 0DBE00 P00 0A8B
399 P00 0A8E CD P00 0A8E
400 P00 0A8F 1F9A P00 0A8F
401 P00 0A91 68 P00 0A91
402 P00 0A92 4B84 P00 0A92
403 P00 0A94 CB84 P00 0A94
404 P00 0A96 ABB8 P00 0A96
405 P00 0A98 0DBD00 P00 0A98
406 P00 0A9B 0DBE00 P00 0A9B
407 P00 0A9E CD P00 0A9E
408 P00 0A9F 1FBD P00 0A9F
409 P00 0AA1 60 P00 0AA1
410 P00 0AA2 0DBE3C P00 0AA2
411 P00 0AA5 4B84 P00 0AA5
412 P00 0AA7 CB84 P00 0AA7
413 P00 0AA9 ABB8 P00 0AA9
414 P00 0AAB 0D9A00 P00 0AAB
415 P00 0AAE CD P00 0AAE
416
417
418
419
420
421
422
423
424
425
426 P00 0AAF 1F93 P00 0AAF
427 P00 0AB1 9F8E P00 0AB1
428 P00 0AB3 11B5 P00 0AB3
429 P00 0AB5 1F8E P00 0AB5
430 P00 0AB7 E3A009 P00 0AB7
;from MODE
431 P00 0ABA 8B84 P00 0ABA
432 P00 0ABC 0D9100 P00 0ABC
433 P00 0ABF 0D9F00 P00 0ABF
434 P00 0AC2 CD P00 0AC2
435 P00 0AC3 938424 P00 0AC3
436 P00 0AC6 1F8E P00 0AC6
437 P00 0AC8 3740 P00 0AC8
438 P00 0ACA 12 P00 0ACA
439 P00 0ACB 49AE P00 0ACB
440 P00 0ACD 9FB9 P00 0ACD
441 P00 0ACF 1F9F P00 0ACF
442 P00 0AD1 2C P00 0AD1
443 P00 0AD2 3FA9 P00 0AD2
LINE
444 P00 0AD4 12 P00 0AD4
445 P00 0AD5 A9AE P00 0AD5
446 P00 0AD7 9B84 P00 0AD7
447 P00 0AD9 1BB8 P00 0AD9
448 P00 0ADB 5BB8 P00 0ADB
449 P00 0ADD 7BA0 P00 0ADD
450 P00 0ADF 1FA9 P00 0ADF
;from LINE
451 P00 0AE1 9F91 P00 0AE1
452 P00 0AE3 CD P00 0AE3
453 P00 0AE4 8B84 P00 0AE4
454 P00 0AE6 6BA0 P00 0AE6
455 P00 0AE8 19B3 P00 0AE8

```

```

390 set 3,flag
391 ld a,secb
392 ld sec,a
393 ld a,tim
394 ld tmin,a
395 jrs 5,nflg,maf
396 set 5,nflg
397 ldi max,210
398 clr dead
399 ret
400 mad ld a,tmin
401 jrnz maf
402 res 2,flag
403 res 3,flag
404 res 5,nflg
405 clr max
406 clr dead
407 ret
408 maf ld a,max
409 jrnz man
410 ldi dead,60
411 res 2,flag
412 res 3,flag
413 res 5,nflg
414 clr tmin
415 man ret
416
417
418
419
420
421
422
423
424
425
426 fsound ld a,fsnd
427 ld flenv,a
428 call track
429 fcomp ld a,flenv
430 jrr 7,sflag,fce
431
432 res 1,flag
433 clr tcntr
434 clr cltmer
435 fce jrs 1,flag,fcf
436 ld a,flenv
437 cpi a,64
438 jrnz fcea
439 jp fcnc
440 fcea ld fdiff,a
441 ld a,cltmer
442 jrz fcf
443 cp a,tcntrb ;from
444 jrnz fcf
445 jp fcf
446 fcf set 1,flag
447 set 0,nflg
448 set 2,nflg
449 set 6,sflag
450 ld a,tcntrb
451 ld tcntr,a
452 ret
453 fcn res 1,flag
454 res 6,sflag
455 jp fsend

```

```

456 P00 OAEA 1F91 P00 OAEA
457 P00 Oaec 0C P00 Oaec
458 P00 Oaed CD P00 Oaed
459 P00 OaEE 8B84 P00 OaEE
460 P00 Oaf0 0BB8 P00 Oaf0
461 P00 Oaf2 63A03C P00 Oaf2
462
463
464
465
466
467 P00 Oaf5 13A01C P00 Oaf5
468 P00 Oaf8 1BA0 P00 Oaf8
469 P00 Oafa 23C106 P00 Oafa
470 P00 Oafd 1FAA P00 Oafd
;from LINE
471 P00 Oaff 9F9F P00 Oaff
472 P00 OB01 79B0 P00 OB01
473 P00 OB03 1FB1 P00 OB03
474 P00 OB05 9F9F P00 OB05
475 P00 OB07 0D81B4 P00 OB07
476 P00 OB0A 1F9B P00 OB0A
477 P00 OB0C 9FA1 P00 OB0C
478 P00 OB0E 0DA2FF P00 OB0E
479 P00 OB11 9BA3 P00 OB11
480 P00 OB13 CD P00 OB13
481 P00 OB14 1FA1 P00 OB14
482 P00 OB16 DF9B P00 OB16
483 P00 OB18 3FA2 P00 OB18
484 P00 OB1A 12 P00 OB1A
485 P00 OB1B 9FA2 P00 OB1B
486 P00 OB1D 8F P00 OB1D
487 P00 OB1E 75 P00 OB1E
488 P00 OB1F 37B7 P00 OB1F
489 P00 OB21 0A P00 OB21
490 P00 OB22 55 P00 OB22
491 P00 OB23 1F9B P00 OB23
492 P00 OB25 9FA1 P00 OB25
493 P00 OB27 1F9F P00 OB27
494 P00 OB29 3FAE P00 OB29
LINE
495 P00 OB2B 22 P00 OB2B
496 P00 OB2C 5FAF P00 OB2C
LINE
497 P00 OB2E 9F9F P00 OB2E
498 P00 OB30 CD P00 OB30
499
500
501
502 P00 OB31 03A01C P00 OB31
503 P00 OB34 1F9F P00 OB34
504 P00 OB36 0C P00 OB36
505 P00 OB37 CD P00 OB37
506 P00 OB38 0BA0 P00 OB38
507 P00 OB3A 4BB8 P00 OB3A
508 P00 OB3C 93B80F P00 OB3C
509 P00 OB3F 75 P00 OB3F
510 P00 OB40 37B4 P00 OB40
511 P00 OB42 10 P00 OB42
512 P00 OB43 09B5 P00 OB43
513 P00 OB45 9BA0 P00 OB45
514 P00 OB47 37B5 P00 OB47
515 P00 OB49 30 P00 OB49
516 P00 OB4A 1FAF P00 OB4A
LINE
517 P00 OB4C 9FA2 P00 OB4C
518 P00 OB4E 8BB8 P00 OB4E
519 P00 OB50 CD P00 OB50

```

```

456 fcp ld a,tcntr
457 jrz fcz
458 ret
459 fcz res 1,flag
460 res 0,nflg
461 jrr 6,sflag,fsend
462
463
464
465
466
467 fstore jrs 0,sflag,fstd
468 set 0,sflag
469 jrr 4,drb,fsta
470 ld a,cltmerb
471 ld cltmer,a
472 jp fstb
473 fsta ld a,cltmerc
474 ld cltmer,a
475 fstb ldi y,180
476 ld a,cyc
477 ld diff,a
478 ldi dpk,255
479 set 1,word
480 ret
481 fstd ld a,diff
482 sub a,cyc
483 cp a,dpk
484 jrncl fstf
485 ld dpk,a
486 fstf ld (y),a
487 ld a,y
488 cpi a,183
489 jrncl fstg
490 inc y
491 fstg ld a,cyc
492 ld diff,a
493 ld a,cltmer
494 cp a,cltb ;from
495 jrncl fsth
496 add a,cltab ;from
497 ld cltmer,a
498 fsth ret
499
500
501
502 fsend jrr 0,sflag,fsendx
503 ld a,cltmer
504 jrcl fsa
505 ret
506 fsa res 0,sflag
507 res 2,nflg
508 jrs 1,nflg,fsb
509 ld a,y
510 cpi a,180
511 jrncl fsaa
512 jp fsendx
513 fsaa set 1,sflag
514 cpi a,181
515 jrncl fsendx
516 ld a,cltab ;from
517 ld dpk,a
518 fsb res 1,nflg
519 fsendx ret

```

```

520
521
522 P00 0B51 03B816 P00 0B51
523 P00 0B54 0DBA00 P00 0B54
524 P00 0B57 1F8E P00 0B57
525 P00 0B59 3FB9 P00 0B59
526 P00 0B5B 16 P00 0B5B
527 P00 0B5C 9FB9 P00 0B5C
528 P00 0B5E 1FB9 P00 0B5E
529 P00 0B60 3792 P00 0B60
530 P00 0B62 12 P00 0B62
531 P00 0B63 1792 P00 0B63
532 P00 0B65 D782 P00 0B65
533 P00 0B67 9FBC P00 0B67
534 P00 0B69 CD P00 0B69
535
536
537
538
539
540 P00 0B6A 43B81C P00 0B6A
541 P00 0B6D 1F8E P00 0B6D
542 P00 0B6F 3FBB P00 0B6F
543 P00 0B71 12 P00 0B71
544 P00 0B72 59B8 P00 0B72
545 P00 0B74 3708 P00 0B74
546 P00 0B76 12 P00 0B76
547 P00 0B77 59B8 P00 0B77
548 P00 0B79 3FBC P00 0B79
549 P00 0B7B 4E P00 0B7B
550 P00 0B7C 7FBA P00 0B7C
551 P00 0B7E 1FBA P00 0B7E
552 P00 0B80 3710 P00 0B80
553 P00 0B82 16 P00 0B82
554 P00 0B83 9BB8 P00 0B83
555 P00 0B85 1F8E P00 0B85
556 P00 0B87 9FBB P00 0B87
557 P00 0B89 CD P00 0B89
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588

```

```

520
521
522 track jrr 0,nflg,trn
523 trca clr ncctr
524 ld a,flenv
525 cp a,fdiff
526 jrc tra
527 ld fdiff,a
528 tra ld a,fdiff
529 cpi a,146
530 jrnc trb
531 ldi a,146
532 trb subi a,130
533 ld floor,a
534 trd ret
535
536
537
538
539
540 trn jrr 2,nflg,trz
541 ld a,flenv
542 cp a,delt
543 jrnc trna
544 jp trp
545 trna cpi a,8
546 jrnc trnb
547 jp trp
548 trnb cp a,floor
549 jrc trp
550 inc ncctr
551 ld a,ncctr
552 cpi a,16
553 jrc trp
554 set 1,nflg
555 trp ld a,flenv
556 ld delt,a
557 trz ret
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588

```

```

589
590
591
592
593
594
595 P00 OB8A 1F98 P00 OB8A
596 P00 OB8C 54 P00 OB8C
597 P00 OB8D FF98 P00 OB8D
598 P00 OB8F 1F87 P00 OB8F
599 P00 OB91 3F8B P00 OB91
600 P00 OB93 16 P00 OB93
601 P00 OB94 9F8B P00 OB94
602 P00 OB96 CD P00 OB96
603 P00 OB97 1F8C P00 OB97
604 P00 OB99 4C P00 OB99
605 P00 OB9A 1F8B P00 OB9A
606 P00 OB9C 3F94 P00 OB9C
607 P00 OB9E 16 P00 OB9E
608 P00 OB9F 9F94 P00 OB9F
609 P00 OBA1 89BA P00 OBA1
610 P00 OBA3 D1C3 P00 OBA3
611 P00 OBA5 OD9400 P00 OBA5
612 P00 OBA8 61C5 P00 OBA8
613 P00 OBAA OD9804 P00 OBAA
614 P00 OBAD OD8B00 P00 OBAD
615 P00 OBB0 1F90 P00 OBB0
616 P00 OBB2 DF88 P00 OBB2
617 P00 OBB4 22 P00 OBB4
618 P00 OBB5 ODA500 P00 OBB5
619 P00 OBB8 CD P00 OBB8
620 P00 OBB9 9FA5 P00 OBB9
621 P00 OBBB F3A068 P00 OBBB
622 P00 OBBE 93A001 P00 OBBE
623 P00 OBC1 CD P00 OBC1
624 P00 OBC2 53A005 P00 OBC2
625 P00 OBC5 5BA0 P00 OBC5
626 P00 OBC7 OD81B4 P00 OBC7
627 P00 OBCA 0F P00 OBCA
628 P00 OBCB DFA2 P00 OBCB
629 P00 OBCE 1A P00 OBCE
630 P00 OBCE 2D P00 OBCE
631 P00 OBCE 7FFF P00 OBCE
632 P00 OBD1 3FB0 P00 OBD1
LINE
633 P00 OBD3 22 P00 OBD3
634 P00 OBD4 1BA3 P00 OBD4
635 P00 OBD6 A9BD P00 OBD6
636 P00 OBD8 OBA3 P00 OBD8
637 P00 OBDA 1FA3 P00 OBDA
638 P00 OBDC 5FFF P00 OBDC
639 P00 OBDE 9FA3 P00 OBDE
640 P00 OBEO A3A358 P00 OBEO
641 P00 OBE3 1FA3 P00 OBE3
642 P00 OBE5 23C120 P00 OBE5
643 P00 OBE8 3730 P00 OBE8
644 P00 OBEA 68 P00 OBEA
645 P00 OBE8 538406 P00 OBE8
646 P00 OBEE 5B84 P00 OBEE
647 P00 OBF0 FB84 P00 OBF0
648 P00 OBF2 69C2 P00 OBF2
649 P00 OBF4 4B84 P00 OBF4
650 P00 OBF6 69C2 P00 OBF6
651 P00 OBF8 3738 P00 OBF8
652 P00 OBFA 58 P00 OBFA
653 P00 OBFB D38406 P00 OBFB
654 P00 OBFE DB84 P00 OBFE
655 P00 OC00 FB84 P00 OC00
656 P00 OC02 69C2 P00 OC02

```

```

589
590
591
592
593
594
595 asound ld a,acntr
596 jrz asd
597 dec acntr
598 ld a,asnd
599 cp a,apk
600 jrc asb
601 ld apk,a
602 asb ret
603 asd ld a,ecntr
604 jrz asg
605 ld a,apk
606 cp a,alpk
607 jrc asc
608 ld alpk,a
609 asc jp asn
610 asg call atrack
611 clr apk
612 asn call anv
613 ldi acntr,4
614 clr apk
615 ld a,alenv
616 sub a,aenv
617 jrncl acd
618 clr aimp
619 ret
620 acd ld aimp,a
621 jrs 7,sflag,aclr
622 jrs 1,sflag,ashift
623 ret
624 ashift jrs 2,sflag,asha
625 set 2,sflag
626 ldi y,180
627 asha ld a,(y)
628 sub a,dpk
629 jrncl ashd
630 com a
631 inc a
632 ashd cp a,tolb ;from
633 jrncl ashf
634 set 0,word
635 jp ashn
636 ashf res 0,word
637 ashn ld a,word
638 sla a
639 ld word,a
640 jrr 5,word,aclr
641 ld a,word
642 jrr 4,drb,ashr
643 cpi a,48
644 jrnz ashp
645 jrs 2,flag,ashna
646 set 2,flag
647 set 7,flag
648 jp aclr
649 ashna res 2,flag
650 aclr
651 ashp cpi a,56
652 jrnz ashq
653 jrs 3,flag,ashpa
654 set 3,flag
655 set 7,flag
656 jp aclr

```

```

657 P00 0C04 CB84 P00 0C04
658 P00 0C06 69C2 P00 0C06
659 P00 0C08 3738 P00 0C08
660 P00 0C0A 68 P00 0C0A
661 P00 0C0B 538406 P00 0C0B
662 P00 0C0E 5B84 P00 0C0E
663 P00 0C10 FB84 P00 0C10
664 P00 0C12 69C2 P00 0C12
665 P00 0C14 4B84 P00 0C14
666 P00 0C16 69C2 P00 0C16
667 P00 0C18 373C P00 0C18
668 P00 0C1A 58 P00 0C1A
669 P00 0C1B D38406 P00 0C1B
670 P00 0C1E DB84 P00 0C1E
671 P00 0C20 FB84 P00 0C20
672 P00 0C22 69C2 P00 0C22
673 P00 0C24 CB84 P00 0C24
674 P00 0C26 ODA300 P00 0C26
675 P00 0C29 ODA604 P00 0C29
676 P00 0C2C OD81B4 P00 0C2C
677 P00 0C2F DFFF P00 0C2F
678 P00 0C31 8F P00 0C31
679 P00 0C32 55 P00 0C32
680 P00 0C33 FFA6 P00 0C33
681 P00 0C35 C8 P00 0C35
682 P00 0C36 8BA0 P00 0C36
683 P00 0C38 4BA0 P00 0C38
684 P00 0C3A CD P00 0C3A
685 P00 0C3B 55 P00 0C3B
686 P00 0C3C CD P00 0C3C
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705 P00 0C3D 1F94 P00 0C3D
706 P00 0C3F 3F88 P00 0C3F
707 P00 0C41 52 P00 0C41
708 P00 0C42 1F88 P00 0C42
709 P00 0C44 D708 P00 0C44
710 P00 0C46 12 P00 0C46
711 P00 0C47 1700 P00 0C47
712 P00 0C49 9F88 P00 0C49
713 P00 0C4B CD P00 0C4B
714 P00 0C4C 1F88 P00 0C4C
715 P00 0C4E 5701 P00 0C4E
716 P00 0C50 12 P00 0C50
717 P00 0C51 17FF P00 0C51
718 P00 0C53 9F88 P00 0C53
719 P00 0C55 CD P00 0C55
720
721
722
723
724
725 P00 0C56 1F8B P00 0C56

```

```

657 ashpa res 3,flag
658 ashq jp aclr
659 ashr cpi a,56
660 jrnz asht
661 jrs 2,flag,ashra
662 set 2,flag
663 set 7,flag
664 jp aclr
665 ashra res 2,flag
666 jp aclr
667 asht cpi a,60
668 jrnz aclr
669 jrs 3,flag,ashta
670 set 3,flag
671 set 7,flag
672 jp aclr
673 ashta res 3,flag
674 aclr clr word
675 ldi tempa,4
676 ldi y,180
677 aclrd clr a
678 ld (y),a
679 inc y
680 dec tempa
681 jrnz aclrd
682 res 1,sflag
683 res 2,sflag
684 ret
685 aclrn inc y
686 ret
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705 atrack ld a,alpk
706 cp a,aenv
707 jrnz atn
708 ld a,aenv
709 subi a,8
710 jrnz atd
711 ldi a,0
712 atd ld aenv,a
713 ret
714 atn ld a,aenv
715 addi a,1
716 jrnz atp
717 ldi a,255
718 atp ld aenv,a
719 ret
720
721
722
723
724
725 anv ld a,apk

```

```

726 P00 0C58 3F90 P00 0C58
727 P00 0C5A 52 P00 0C5A
728 P00 0C5B 1F90 P00 0C5B
729 P00 0C5D D702 P00 0C5D
730 P00 0C5F 12 P00 0C5F
731 P00 0C60 1700 P00 0C60
732 P00 0C62 9F90 P00 0C62
733 P00 0C64 CD P00 0C64
734 P00 0C65 1F90 P00 0C65
735 P00 0C67 5708 P00 0C67
736 P00 0C69 12 P00 0C69
737 P00 0C6A 17FF P00 0C6A
738 P00 0C6C 9F90 P00 0C6C
739 P00 0C6E CD P00 0C6E
740
741
742
743
744
745
746
747
748
749
750 P00 0C6F 0D8C78 P00 0C6F
;read line freq. for 2 sec.
751 P00 0C72 E3C1FD P00 0C72
;start at leading edge
752 P00 0C75 0DA600 P00 0C75
753 P00 0C78 0DD3FF P00 0C78
754 P00 0C7B 0DD438 P00 0C7B
755 P00 0C7E E3C109 P00 0C7E
Byte count at 2.167microsec. rate
756 P00 0C81 1FD4 P00 0C81
757 P00 0C83 E3FFF8 P00 0C83
758 P00 0C86 7FA6 P00 0C86
759 P00 0C88 89C7 P00 0C88
760 P00 0C8A 0DD8FE P00 0C8A
761 P00 0C8D FF8C P00 0C8D
until done
762 P00 0C8F 14 P00 0C8F
763 P00 0C90 29C7 P00 0C90
764 P00 0C92 CBD4 P00 0C92
counter
765 P00 0C94 1FD3 P00 0C94
766 P00 0C96 2D P00 0C96
767 P00 0C97 37BE P00 0C97
point 2 Byte compare
768 P00 0C99 12 P00 0C99
769 P00 0C9A FFA6 P00 0C9A
770 P00 0C9C 1FA6 P00 0C9C
771 P00 0C9E 3710 P00 0C9E
772 P00 0CA0 12 P00 0CA0
50hz. buffer loading
773 P00 0CA1 89CC P00 0CA1
60hz. buffer loading
774 P00 0CA3 0DA802 P00 0CA3
registers to load timing reg.
775 P00 0CA6 0D9C02 P00 0CA6
of absolute values
776 P00 0CA9 0DA90A P00 0CA9
777 P00 0CAC 0DAA4B P00 0CAC
778 P00 0CAF 0DB164 P00 0CAF
779 P00 0CB2 0DAB20 P00 0CB2
780 P00 0CB5 0DAC32 P00 0CB5
781 P00 0CB8 0DAD19 P00 0CB8
782 P00 0CBB 0DAE37 P00 0CBB
783 P00 0CBE 0DAF1D P00 0CBE
;changed

```

```

726 cp a,alenv
727 jrnv anvn
728 ld a,alenv
729 subi a,2
730 jrnv anva
731 ldi a,0
732 anva ld alenv,a
733 ret
734 anvn ld a,alenv
735 addi a,8
736 jrnv anvp
737 ldi a,255
738 anvp ld alenv,a
739 ret
740
741
742
743
744
745
746
747
748
749
750 line ldi ecntr,120
751 linea jrr 7,drb,linea
752 clr tempa
753 lined ldi tcr,255
754 ldi tscr,56
755 linef jrr 7,drb,linen ;2
756 ld a,tscr
757 jrr 7,a,linef
758 inc tempa
759 jp lined
760 linen ldi wdt,254
761 dec ecntr ;loop
762 jrz linep
763 jp linea
764 linep res 3,tscr ;stop
765 ld a,tcr
766 com a
767 cpi a,190 ;center
768 jrnv liner
769 dec tempa
770 liner ld a,tempa
771 cpi a,16
772 jrnv lines ;jp to
773 jp linet ;jp to
774 lines ldi secb,2 ;buffer
775 ldi sec,2 ;instead
776 ldi tcntrb,10
777 ldi cltmerb,75
778 ldi cltmerc,100
779 ldi toggleb,32
780 ldi bcntrlb,50
781 ldi cntrlb,25
782 ldi cltb,55
783 ldi cltab,29

```



```

784 P00 OCC1 ODB00A P00 OCC1
;changed
785 P00 OCC4 ODD430 P00 OCC4
786 P00 OCC7 CD P00 OCC7
787 P00 OCC8 ODA802 P00 OCC8
788 P00 OCCB OD9C02 P00 OCCB
789 P00 OCCE ODA90C P00 OCCE
790 P00 OCD1 ODAA5A P00 OCD1
791 P00 OCD4 ODB178 P00 OCD4
792 P00 OCD7 ODAB18 P00 OCD7
793 P00 OCDA ODAC3C P00 OCDA
794 P00 OCDD ODAD1E P00 OCDD
795 P00 OCE0 ODAE42 P00 OCE0
796 P00 OCE3 ODAF23 P00 OCE3
;changed
797 P00 OCE6 ODB00D P00 OCE6
;changed
798 P00 OCE9 ODD430 P00 OCE9
799 P00 OCEC CD P00 OCEC
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815 P00 OFFE 0988 P00 OFFE
816
817
818
819
820
821
822
823
824

```

No error detected
No warning

```

784 ldi tolb,10
785 ldi tscr,48
786 ret
787 linet ldi secb,2 ;same
788 ldi sec,2
789 ldi tcntrb,12
790 ldi cltmerb,90
791 ldi cltmerc,120
792 ldi toggleb,24
793 ldi bcntrlb,60
794 ldi cntrlb,30
795 ldi cltb,66
796 ldi cltab,35
797 ldi tolb,13
798 ldi tscr,48
799 ret
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814 .org Offeh
815 jp start
816
817
818
819
820
821
822
823
824

```

What is claimed is:

1. An acoustic switch comprising:

- a microphone for producing electrical signals corresponding to a series of received acoustic signals;
 - a filter coupled to an output of said microphone for producing a filtered acoustic signal from said electrical signals, said filtered acoustic signal comprising only components within a predetermined frequency range;
 - a first power switch having its operation responsive to an assertion of a first switch signal;
 - a second power switch having its operation responsive to an assertion of a second switch signal;
 - a master control device with an input to receive said filtered acoustic signal, a first output for carrying said first switch signal coupled to said first power switch, a second output for carrying said second switch signal coupled to said second power switch, said master control device recognizing a first series of acoustic signals and a second series of acoustic signals different from said first series of acoustic signals and asserting said first switch signal upon recognition of said first series of acoustic signals and asserting said second switch signal upon recognition of said second series of acoustic signals; and
 - a mode selector, coupled to said master control device, for selecting one of two operating modes of the acoustic switch, said operating modes including a normal mode and an away mode.
2. An acoustic switch comprising:
- a microphone for receiving a series of acoustic signals;
 - a bandpass filter coupled to an output of said microphone for passing only acoustic signals received by said microphone that are within a predetermined frequency range;
 - a first peak detector having an input coupled to said microphone output for producing an unfiltered peak sound signal;
 - a second peak detector having an input coupled to an output of said bandpass filter for producing a filtered peak sound signal;
 - a mode selector for selecting one of two operating modes of the acoustic switch, said operating modes including a normal mode and an away mode;
 - a power switch having its operation responsive to an assertion of a switch signal;
 - an indicator responsive to said switch signal for indicating when said power switch is operating from said switch signal; and
 - a master control device with a first input to receive said unfiltered peak sound signal, and a second input to receive said filtered peak sound signal, a third input to determine which of said modes said mode selector is set to, and an output coupled to said power switch to control assertions of said switch signal, said master control device for recognizing a particular series of acoustic signals from said signals input at said second

input and asserting said switch signal upon recognition of said particular series of acoustic signals during said normal mode and for asserting said switch signal upon detection of a series of acoustic signals from said signals input at said first input during said away mode.

3. The acoustic switch of claim 2 wherein said filter is a bandpass filter that allows a band of frequencies in the range of 2200 HZ to 2800 HZ to pass.

4. The acoustic switch of claim 3 wherein said bandpass filter comprises three stages, each stage having a gain of about 14 at 2500 HZ and a sharp roll-off.

5. The acoustic switch of claim 2 wherein said first and second power switches are bilateral triode switches (triacs).

6. The acoustic switch of claim 2 wherein said mode selector selects one of three operating modes of the acoustic switch, said operating modes including a normal mode, an away mode, and a learn mode.

7. The acoustic switch of claim 6 further comprising a beeper coupled to a second output of said master control device for alerting a user that the acoustic switch, while operating in learn mode, successfully learned a user-specified series of acoustic signals and for giving an audible indication that the acoustic switch, while operating in away mode, is about to assert said switch signal.

8. The acoustic switch of claim 2 further comprising:

- a housing member with at least two plug receptacles for electrical appliances that are operated by the acoustic switch to plug into, said housing member having a plurality of metal prongs adapted to being plugged into an electrical outlet.

9. An acoustic switch comprising:

- a sound detector for receiving a series of acoustic signals;
- a bandpass filter coupled to an output of said sound detector for passing only acoustic signals received by said sound detector that are within a predetermined frequency range;
- a mode selector for selecting one of two operating modes of the acoustic switch, said operating modes including a normal mode and an away mode;
- a power switch having its operation responsive to an assertion of a switch signal; and
- a master control device having a first input coupled to an output of said sound detector, a second input coupled to said output of said bandpass filter, a third input, coupled to said mode selector, to determine which of said modes said mode selector is set to, and an output coupled to said power switch to control assertions of said switch signal, said master control device for recognizing a particular series of acoustic signals from said signals input at said second input and asserting said switch signal upon recognition of said particular series of acoustic signals during said normal mode and for asserting said switch signal upon detection of a series of acoustic signals from said signals input at said first input during said away mode.

* * * * *